
11
LTC1854/LTC1855/LTC1856
185456fa
t2 (CONVST to BUSY Delay)
t2
CONVST
BUSY
2.4V
0.4V
18545 TD02
t6 (Delay Time, SCK to SDO Valid)
t7 (Time from Previous Data Remains Valid After SCK )
t6
t7
SCK
SDO
2.4V
0.4V
18545 TD04
t8 (SDO Valid After RD )
t8
RD
SDO
2.4V
0.4V
18545 TD05
Hi-Z
t9 (RD to SCK Setup Time)
t9
0.4V
2.4V
18545 TD06
RD
SCK
TI I G DIAGRA S
W
U
W
t1 (For Short Pulse Mode)
t1
CONVST
50%
18545 TD01
50%
t3, t4, t5 (SCK Timing)
SCK
18545 TD03
t4
t5
t3
Load Circuits for Access Timing
1k
(A) Hi-Z TO VOH AND VOL TO VOH
25pF
1k
5V
DN
(B) Hi-Z TO VOL AND VOH TO VOL
25pF
18545 TC01
Load Circuits for Output Float Delay
1k
(A) VOH TO Hi-Z
25pF
1k
5V
DN
(B) VOL TO Hi-Z
25pF
18545 TC02
TEST CIRCUITS